ABSTRACT This paper presents three new floating active inductor (FAI)-based bandpass filter (BPF) topologies, namely, the nominal-Q BPF (NQF), Q-enhanced BPF-1 (QF 1 ), and Q-enhanced BPF-2 (QF 2 ). The filters utilize voltage differencing transconductance amplifier (VDTA) as an active building block and are implemented in a 45-nm CMOS process. Negative resistance techniques are used to enhance the quality factor and an addition-based current reference technique reduces the sensitivity of filter's design metrics to process, voltage, and temperature (PVT) variations. The performances of the filters are analyzed in the presence of parasitics and analytical expressions are derived. The proposed filters consume minimal power, possess a high Q and good dynamic range, and are reliable despite being implemented in the nanoscale regime. INDEX TERMS Active inductors, active filter, analog integrated circuits, integrated circuit reliability, bandpass filters.
power consumption, but their frequency response is very sensitive to extra phase shift in the integrator leading to deviations in the filter characteristics [9] . Similarly, switched g m -C N-path filters employ resistive feedback amplifiers which need extra LO generation circuits and also suffer from the problem of non-zero on-resistance of switches [10] . Therefore, the design of a fully-integrated high-performance RF bandpass filter remains a major challenge.
In addition to the problems mentioned above, rigorous scaling down of device dimensions to the nanoscale values has also made it extremely challenging to meet the strict performance requirements of RF bandpass filters such as high-quality factor, high compression point, low noise figure, low power, high dynamic range, reliability against PVT variations etc. Therefore, apart from filter performance parameters, impact of variations in device parameters (such as length, width, oxide thickness, channel doping concentration, and threshold voltage) and environmental parameters (such as supply voltage and temperature) on the design metrics should also be considered right from the beginning of the design cycle, rather than as an afterthought.
In view of the above, three floating active inductor-based bandpass filter topologies are presented in this paper which address the aforementioned problems and find numerous applications in building blocks of radio frequency (RF) frontends. The proposed topologies are termed as nominal-Q BPF (NQF), Q-enhanced BPF-1 (QF 1 ), and Q-enhanced BPF-2 (QF 2 ). The proposed filter topologies take the advantage of negative resistance techniques to enhance the quality factor. Moreover, an addition-based current reference technique is used to increase the reliability of the design. The organization of the paper is as follows. Section II introduces the VDTA-based floating active inductor and the impact of parasitics on the emulated inductance. Section III presents the Q-enhancement techniques and the application of FAIs in RF bandpass filter design is discussed in Section IV. In Section V, the addition-based current reference technique for reliability enhancement is illustrated and the simulation results are provided in Section VI. Finally, the concluding remarks are given in Section VII.
II. VDTA BASED FLOATING ACTIVE INDUCTOR (FAI)
Voltage differencing transconductance amplifier (VDTA) is a tunable six-terminal modern active building block which finds its application in numerous analog signal processing applications [11] , [12] . The internal structure of VDTA is composed of two floating current sources (FCS) and its terminal relationships can be characterized by the following matrix equations
Here, p and n are the input terminals, z and zc are the intermediate terminals, x − and x + are output terminals and g mF , g mS are the two Arbel and Goldminz transconductances [11] .
A. CIRCUIT DESCRIPTION
The proposed floating active inductor (FAI) configuration is shown in Fig. 1 which consists of two VDTA blocks and a grounded capacitor (C f ). The terminals p and x − are tied together and the terminals n and x + are shorted to ground for the first VDTA. Likewise, the terminals n and x + are tied together and the terminals p and x − are shorted to ground for the second VDTA. The terminal zc is grounded for both the VDTAs and their z terminals are connected to the integrating capacitor C f . Under ideal conditions and assuming both VDTA blocks to be matched, the input impedance (Z AI ) between nodes in + and in − can be determined by applying KCL at nodes in + , in − , z and using the terminal relationship of VDTA as
and hence
which can be tuned by varying the transconductances g mF or g mS. of the VDTA.
B. IMPACT OF VDTA PARASITICS ON EMULATED INDUCTANCE
In order to evaluate the impact of parasitics on the emulated inductance, a finite parasitic conductance in parallel with a finite parasitic capacitance is associated with each VDTA terminal, i.e., p, n, z, zc, x − , and x + . Ideally, these parasitic conductances (G p , G n , G z , G zc , and G x ) and the parasitic capacitances (C p , C n , C z , C zc , and C x ) are zero. However, in practice, these parasitics exist and degrade the VDTA performance. The non-ideal equivalent of the proposed floating inductor is depicted in Fig. 2 . Application of KCL at nodes in + and in − results in 
Assuming both VDTA blocks to be identically matched and substituting the value of i x from (1) followed by the summation of (4) and (5) results in
The voltage v z can be obtained by the KCL equation at node z and the VDTA terminal relationships as
The non-ideal equivalent input impedance of the active floating inductor can be evaluated from (6) and (7) as
where,
Here, the capacitance C f must be chosen such that the following condition i.e., C f C z and sC 2 G z is true. Equation (8) can be represented by the resonator network shown in Fig. 3 where the constituent elements have the values
FIGURE 3. Equivalent non-ideal resonator network.
III. QUALITY FACTOR ENHANCEMENT
The most widely accepted technique for quality factor enhancement is the use of negative resistance. This negative resistance is added to the resonator network to compensate for the parasitic and excess-phase losses. Typically, both series, as well as parallel insertion of negative resistance, is possible [13] . However, series insertion of negative resistance suffers from problems related to the measurement of current through the inductor and the potential degradation of dynamic range due to the employment of current sensing resistors [14] . Therefore, the parallel insertion of negative resistance becomes the obvious choice. The complete CMOS implementation of the proposed FAI without any negative resistance is shown in Fig. 4 .
A. Q-ENHANCED TOPOLOGY-1
In the first topology, a cross-coupled NMOS differential pair (M Q1 , M Q2 ) is integrated across the output terminals of the FAI as shown in Fig. 5 . This cross-coupled differential pair generates a negative resistance that is proportional to the transconductance of the differential pair and can be adjusted by changing the control voltage V C . From (8) , the non-ideal equivalent input impedance of the floating active inductor can be re-evaluated as where,
and G nQ is the equivalent negative conductance. The equivalent resonator network derived from (12) is similar to that shown in Fig. 3 but the constituent elements are equal to
It can be observed from (14), (15) that the negative resistance topology minimizes the value of parasitic conductances G s and G p and leads to an increase in the value of the emulated inductance L AI .
B. Q-ENHANCED TOPOLOGY-2
In the second topology, separate cross-coupled NMOS differential pairs are integrated within each floating current source (FCS) block of the VDTA as shown in Fig. 6 [15] . equivalent input impedance of the second topology is determined to be
The equivalent RLC network derived from (16) has constituent elements equal to
As seen in topology-1, the introduction of a negative resistance network reduces the value of parasitic conductances and increases the effective emulated inductance.
IV. FAI APPLICATION IN BANDPASS FILTER DESIGN
In this section, the application of the proposed floating active inductors in second-order RF bandpass filters (BPF) is presented. The bandpass filter topologies based on the three FAI designs discussed previously are termed as nominal-Q BPF (NQF), Q-enhanced BPF-1 (QF 1 ), and Q-enhanced BPF-2 (QF 2 ) respectively. The basic active bandpass filter configuration utilized is shown in Fig. 7 where C b and R b represent the filter capacitance and resistance. 
A. NOMINAL-Q BPF (NQF)
The transfer function of the NQF can be approximated as
The characteristic parameters i.e. resonant frequency (ω NQF ), bandwidth (β NQF ), and quality factor (Q NQF ) for the NQF can be calculated from (20) and are equal to
and
B. Q-ENHANCED BPF-1 AND 2 (QF 1 AND QF 2 )
The transfer function of the Q-enhanced BPF-1 and Qenhanced BPF-2 (QF 1 and QF 2 ) can be calculated in a similar way.
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Additionally, the filter design metrics for both the topologies can be computed as
V. RELIABILITY ENHANCEMENT
Process variability arises from random fluctuations in the wafer fabrication processing steps and has a severe impact on the performance of metal-oxide-semiconductor (MOS) devices. In deep-submicron technologies, the major contributors to these device-level random fluctuations are differences in doping, ion implantation, diffusion depth and mismatch in device geometry caused by lithographic limits [16] . Apart from these, supply variations, thermal gradients, and mechanical stress can also degrade the circuit operation and induce failure.
In this section, we propose the use of an addition-based current reference as the bias current source for the active bandpass filters instead of the conventional diode-connected current reference. The proposed process, voltage, and temperature (PVT)-tolerant current source has the same loading effect as a single transistor driving the same amount of current thereby enhancing the reliability of the design without affecting its performance [17] . The conventional diode-connected current reference and the proposed addition-based current reference are shown in Fig. 8 . The transistors M T1 and M T2 have equal dimensions and are matched to ensure the same amount of current through them. The total bias current I B is the sum of the drain currents I T1 and I T3 i.e.
Here, V t is the threshold voltage, α is the velocity saturation index ranging between one and two and κ is the technologydependent transconductance coefficient. The compensation mechanism in the proposed additionbased current reference can be explained as follows: If the current I T1 (I T1 = I T2 ) increases due to either statistical or environmental variations, the gate voltage of M T3 increases and hence V SG3 decreases resulting in a lower current I T3 . Likewise, if the current I T1 decreases, the sourceto-gate voltage V SG3 of M T3 increases resulting in a higher current I T3 . Due to this phenomenon, the effective bias current I B (I T1 + I T3 ) from the current reference remains stabilized and is relatively insensitive to process, voltage and temperature variations. The variation in the drain current of a single transistor I S due to process-varying parameters κ and V t can be determined by taking partial derivatives with respect to κ and V t resulting in
where κ and V t are the process-dependent variations in κ and V t . A similar exercise can be repeated for the bias current I B from the addition-based current reference resulting in [18] 
It can be observed from (33) that the proposed current reference has an additional feedback term which provides the necessary process-compensation and stabilizes the bias current. The optimum value of feedback required for making I B completely process independent is equal to
In addition to process variability, thermal variability in device threshold (V t ) and carrier mobility (µ) also has a significant impact on the performance of integrated circuits. This impact is even more severe for deep-submicron technologies because the difference between the supply and device threshold for short channel devices is small which makes it extremely difficult to manage the design margins.
The device threshold (V t ) exhibits a linear dependence on temperature which can be modeled as [19] 
where T 0 is the reference temperature (300 K) and α Vt is the threshold voltage temperature coefficient. Similarly, carrier mobility µ demonstrates a negative exponential temperature dependence governed by [20] 
where α κ is the mobility temperature exponent. In addition to the above, the resistance, R also exhibits a temperature dependence given by
where α R is the temperature coefficient. The temperature induced variation in the drain current of a single transistor can be calculated as
where T is the change in temperature. The first-order T term in the expression of I S is responsible for greater temperature shifts in the drain current I S . Likewise, the change in the bias current from the addition-based current source due to T change in temperature is equal to
It can be seen from (39) that the first-order T term in the expression of I B is zero and only higher order terms exist thereby establishing the temperature compensation effect. From the above analysis, it can be concluded that the proposed addition-based current reference is process and temperature compensated.
VI. SIMULATION RESULTS AND DISCUSSIONS
The proposed floating active inductors and the corresponding active bandpass filters are designed and simulated using the 45-nm Predictive Technology Model (PTM), developed by Nanoscale Integration and Modeling (NIMO) Group of Arizona State University (ASU) on the basis of BSIM4 CMOS technology model [21] , [22] . The circuit performance and operation is evaluated using Virtuoso Analog Design Environment (ADE) of Cadence. Both the current source topologies exhibited similar performance in terms of filter design metrics as explained previously. 
The emulated inductance (L AI ) and self-resonance frequen- 
B. PRE-LAYOUT BANDPASS FILTER PERFORMANCE
The frequency response of all the three active BPF topologies is shown in Fig. 12 input level for the filter is represented by 1-dB compression point (P 1dB ) and the minimum input level is represented by input referred noise power (P n ) in the bandwidth of interest. Mathematically, DR = P 1dB /P n . The input referred noise power (P n ) of all the active filters are tabulated in Table 1 and are estimated at over 1-Hz, 1-MHz and the filter noise bandwidth [11] . Using the parameters in Table 2 all the filter design metrics are tabulated and compared with the state-of-the-art active bandpass filters reported in the literature. The filter performance can be evaluated and compared using a figure-of-merit (FOM). A superior filter reflects a greater FOM. Two commonly used definitions of figure-of-merit (FOM) are [11] , [23] , [27] 
Here, P dc is dc power consumption in watts, P 1dB is the 1-dB compression point in dBm and P n is the filter noise power corresponding to 1-Hz bandwidth in dBm. In addition, N is the order of the filter, f resonant is the resonant frequency, Q filter is the quality factor of the filter, P 1dBW is the 1-dB compression point in watts, and NF is noise figure (not in decibels). It can be observed from Even though the designs mentioned in [11] , [24] , [26] , and [10] , exhibit superior performance in terms of some of the design metrics, these come at an additional cost and suffer from one drawback or the other. In [24] , the 0.5-µm CMOS-SOI (silicon on insulator) technology is used which is built on an insulating layer and is regarded to be less susceptible to noise in comparison to bulk CMOS. However, it also suffers from limitations such as additional cost, self-heating, kink and history effects etc. In [26] , a transformer-based filter topology is employed which suffers from integration complexities, shielding requirements, large die-area, and cost. In [10] , Switched G m -C topology based on N-path filters is utilized. The N-path filters employ resistive feedback amplifiers, need additional local generation circuits and suffer from the problems related to non-zero on-resistance of switches.
TABLE 2.
Comparison with state-of-the-art active bandpass filter topologies.
FIGURE 13. Complete physical layout of nominal-Q bandpass filter (NQF).
Finally, the filter topology in [11] is based on a grounded active inductor which requires less number of transistors for active inductor realization.
However, grounded inductors have a requirement of grounding one of the terminals thereby reducing their flexibility and diversity of applications. Further, in this work, a novel technique for reliability enhancement using addition-based current reference is employed and the performance improvement of this technique over the conventional diode-connected current reference technique used in [11] has been demonstrated.
C. POST-LAYOUT BANDPASS FILTER PERFORMANCE
Physical layouts of all three active BPF topologies are drawn and the extracted layout parasitics are used to obtain post-layout simulation results at 45-nm technology node. Due to limited space, the layout of only nominal-Q BPF (NQF) with addition-based current reference is shown in Fig. 13 . As observed, NQF/ QF 1/ QF 2 occupies an active area of 70.45 µm × 19.50µm/70.45 µm × 24 µm/70.45 µm × 28.80 µm.
A summary of the post-layout performance of the proposed active BF topologies is tabulated in Table 3 which validates the feasibility of the proposed designs.
The NQF/QF 1/ QF 2 exhibits a center frequency (ω 0 ) of 4.06/3.48/ 2.81 GHz, quality factor (Q filter ) of 11.03/45.43/ TABLE 3. Post-layout performance of the active BPF topologies. VOLUME 6, 2018 39.57, 3-dB bandwidth (BW) of 368/76.6/71 MHz, consumes 0.614/0.648/0.692 mW from ±1 V supply voltage, and has a 1-dB compression point (P 1dB ) of −3.1/−5.6/−5.5 dBm. The above parameters result in FOM 1 (FOM 2 ) values of 123.2 dB-Hz/mW (77.19 dB)/118.4 dB-Hz/mW (79.39 dB)/118.6 dB-Hz/mW (77.9 dB).
D. RELIABILITY PERFORMANCE
Random dopant fluctuations (RDF), oxide thickness variation (OTV), line-edge roughness (LER), line-width roughness (LWR) and metal-gate work-function fluctuations (WKF) cause a degradation in the performance of MOS devices especially in the nanoscale regime [29] , [30] . To analyze the above phenomenon, process-sensitive device parameters such as channel length L, channel width W , gate oxide thickness t ox and doping concentration NDEP are assumed to have independent Gaussian distributions with a 3σ variation of ±10% at 45-nm technology node as suggested by the International Technology Roadmap for Semiconductor Industry (ITRS) [31] . The variability of the filter resonant frequency ω 0 is then estimated using Monte Carlo simulations of 5000 iterations to limit the inaccuracies in estimated values of σ (standard deviation) to less than 4%. The results for the same are tabulated in Tables 4-6 Similarly, the QF 1 and QF 2 with addition-based current reference achieve a reliability enhancement of 4.4× and 4.63× respectively as compared to QF 1 and QF 2 with the diode-connected current source. In addition to Monte Carlo simulation, the filter resonant frequency ω 0 is also calculated at all the process corners i.e. the NN, FF, SS, FS and SF corner. The process corner results for all three active BPF topologies corresponding to both current sources are tabulated in Tables 7-9 . A sensitivity parameter SP ω0 is defined to quantify the amount of variation in ω 0 and compare the reliability performance of active filters across different process corners. This sensitivity parameter SP ω0 is equal to
where ω 0 (PC) is the value of ω 0 at a process corner and ω 0 (NN) is the value of ω 0 at NN corner i.e. SP ω0 is defined with respect to the NN corner. The values of SP ω0 at different process corners for all three filters are shown in Fig. 15 . It can be seen that the sensitivity of ω 0 to process variations is much lower in case of the addition-based current source as compared to its diode-connected counterpart thereby validating its use for reliability enhancement. Similarly, to study the impact of supply voltage variations on the filter reliability, a 10% variation is assumed in the V DD(SS) values in accordance with the ITRS guidelines and the corresponding change in ω 0 is estimated. A similar sensitivity parameter SV ω0 is defined in this case as well and is given by
Here, ω 0 (V DD(SS) ) is the ω 0 value at a particular supply voltage and ω 0 (V DD(SS)0 ) is the value of ω 0 at the nominal supply voltage. The parameter SV ω0 quantifies the change in ω 0 due to supply voltage variation and allows for an easy comparison of the reliability performance of active filters. The variation of SV ω0 with filter supply voltage for all three filters is shown in Fig. 16 . It can be observed that the SV ω0 values for the addition-based current source are much lower in magnitude as compared to the conventional diode-connected source. Therefore, the addition-based current reference provides greater resilience to supply voltage variations. Finally, the temperature dependence of filter design metrics is determined over the range of 0 to 100 • C. The temperature sensitivity parameter ST ω0 is calculated to estimate the shift in ω 0 due to changes in operating temperature and compare the reliability of different filter topologies.
The temperature sensitivity ST ω0 is equal to
where ω 0 (T ) is the value of ω 0 at a specific temperature and ω 0 (T 0 ) is the ω 0 value at room temperature (300 K). The ST ω0
values at different temperatures for all three filters are shown in Fig. 17 . As observed, the filters with addition-based current reference demonstrate superior reliability in the presence of temperature variations. A similar trend is also observed in the presence of process and supply voltage variations as discussed previously.
E. DESIGN SCALABILITY
The 45-nm results obtained in this work are validated by simulating the proposed topologies with TSMC's (Taiwan Semiconductor Manufacturing Company) 180-nm industry standard model parameters. The approach of validation is in-line with that adopted in [32] and [33] . (79.97 dB)/119.12 dB-Hz/mW (77.66 dB). The FOM values obtained at 180-nm technology node agree to those obtained at the 45-nm technology node. This validates the scalability of the proposed design into ultra-deep submicron CMOS technologies such as 45-nm.
VII. CONCLUSION
Three floating active inductor-based RF bandpass filter topologies are proposed which find diverse applications in wireless transceivers, instrumentation systems such as Sonar, Seismology and medical systems such as EEGs and Electrocardiograms. The use of an active inductor prevents the losses (metal conductance losses, substrate losses, skin and proximity effects) associated with monolithic inductors and has additional advantages such as smaller die-area, lower cost, ease of integration, high chip density etc. Negative resistancebased quality factor enhancement techniques are utilized to increase the quality factor of the proposed active filters and mitigate the effects of integrator phase error. Further, the filter reliability in the presence of process, voltage and temperature variations is improved using an addition-based current reference instead of its conventional diode-connected counterpart which ensures reliable circuit performance even in ultra-deep submicron CMOS technologies. Also, the filter characteristics are examined both at 45-nm as well as 180-nm technology node to establish the scalability of the proposed design. The circuit performance in the presence of parasitics is investigated through analytical expressions and post-layout simulation results are presented to validate the feasibility of the proposed filters.
